U.S.S.N.: 10/719,814

Page 2 of 14

IN THE CLAIMS:

1. (Currently Amended) A CPU, comprising:

a cache; [[and]]

memory, wherein the CPU controls the power supplying means so that

power supply to the external memory is stopped when access to the

external memory is inhibited; and

control means,

wherein data are written into the cache and write back is performed to reflect the data written into the cache to an external memory at a desired timing,

the control means determining whether or not processing of a task is possible only with access to the cache in accordance with the amount of memory needed to process the task, and then, when it is determined that the processing is possible, inhibiting access to the external memory.

2. (Original) The CPU according to claim 1,

wherein:

the control means detect free space in the cache and/or the amount of memory needed to process a task.

U.S.S.N.: 10/719,814

Page 3 of 14

3. (Original) The CPU according to claim 2,

wherein:

in a situation where access to the external memory is inhibited, when the control means determine that the processing is impossible only with access to the cache, or when a cache miss occurs, the control means permit access to the external memory.

4. (Original) The CPU according to claim 1, further comprising: clock control means for controlling a clock frequency of an

internal clock, the clock control means changing the clock frequency

when access to the external memory is inhibited.

5. (Original) The CPU according to claim 1,

wherein:

the control means detect an address of a location where unnecessary data are stored in the cache and then free a cache space corresponding to the detected address.

6. (Original) The CPU according to claim 1,

wherein:

at an initial stage after power-on of the CPU, access to the external memory is inhibited after a program and data are loaded into the cache from the external memory.

U.S.S.N.: 10/719,814

Page 4 of 14

7. (Original) The CPU according to claim 1,

wherein:

the control means determine whether or not access to the external memory is needed when a state of a task changes.

8. (Original) The CPU according to claim 1,

wherein:

the control means determine whether or not a program and data in the cache are purged, and then, if not purged, avoid loading the program and the data into the cache from the external memory.

9. (Original) An information processing device comprising:

a CPU which writes data into a cache provided therein and performs write back to reflect the written data into the cache to an external memory at a desired timing;

the external memory; and

power supplying means for supplying power to the external memory,

the CPU including control means for determining whether or not processing of a task is possible only with access to the cache in accordance with the amount of memory needed to process the task, and then, when it is determined that the processing is possible,

U.S.S.N.: 10/719,814

Page 5 of 14

inhibiting access to the external memory,

the power supplying means stopping power supply to the external memory when access to the external memory is inhibited.

10. (Original) The information processing device according to

claim 9, the external memory includes a plurality of modules, and

the control means control power supply with respect to each of the modules.

11. (Currently Amended) A controlling method of a CPU which writes data into a cache included therein and performs write back to reflect the data written into the cache to an external memory at a desired timing,

the method comprising the steps of:

determining whether or not processing of a task is possible only with access to the cache in accordance with the amount of memory needed to process the task; and

when it is determined that the processing is possible, inhibiting access to the external memory, wherein when access to the external memory is inhibited, power supply to the external memory is stopped.

12. (Original) The method according to claim 11, further comprising the step of:

U.S.S.N.: 10/719,814

Page 6 of 14

detecting free space in the cache and/or the amount of memory needed to process a task.

13. (Original) The method according to claim 12, further comprising the step of:

in a situation where access to the external memory is inhibited, when it is determined that the processing is impossible only with access to the cache, or when a cache miss occurs, permitting access to the external memory.

14. (Original) The method according to claim 11, further comprising the step of:

when access to the external memory is inhibited, changing a clock frequency of an internal clock.

15. (Original) The method according to claim 11, further comprising the steps of:

detecting an address of a location where unnecessary data are stored in the cache; and

freeing a cache space corresponding to the detected address.

16. (Original) The method according to claim 11, further comprising the step of:

U.S.S.N.: 10/719,814

Page 7 of 14

at an initial stage after power-on of the CPU, inhibiting access to the external memory after a program and data are loaded into the

cache from the external memory.

17. (Original) The method according to claim 11, further

comprising the step of:

determining whether or not access to the external memory is

needed when a state of a task changes.

18. (Original) The method according to claim 11, further

comprising the steps of:

determining whether or not a program and data in the cache are

purged; and

if not purged, avoiding loading the program and the data

into the cache from the external memory.

Please add the following new claims 19 and 20.

19. (New) A CPU, comprising:

a cache;

power supply which supplies power to an external memory,

wherein the CPU controls the power supply so that power supply to

U.S.S.N.: 10/719,814

Page 8 of 14

the external memory is stopped when access to the external memory is

inhibited; and

controller,

wherein data are written into the cache and write back is

performed to reflect the data written into the cache to the external

memory at a desired timing,

the controller determines whether or not processing of a task is

possible only with access to the cache in accordance with the amount

of memory needed to process the task, and then, when it is determined

that the processing is possible, inhibiting access to the external

memory.

20. (New) An information processing device comprising:

a CPU which writes data into a cache provided therein and

performs write back to reflect the written data into the cache to an

external memory at a desired timing;

the external memory; and

power supply which supplies power to the external memory,

wherein the CPU including a controller which determines

whether or not processing of a task is possible only with access to the

cache in accordance with the amount of memory needed to process the

task, and then, when it is determined that the processing is possible,

inhibiting access to the external memory, and

U.S.S.N.: 10/719,814

Page 9 of 14

wherein the power supply stops power supply to the external memory when access to the external memory is inhibited.